Finisar Transceiver

C@HERENT

Product Specification 4x100G-LR QSFP-DD Optical Transceiver Module FTCD4543E3PxM

PRODUCT FEATURES

- Hot-pluggable QSFP-DD type 2 form factor
- Supports 425Gb/s aggregate bit rate
- 10 km over parallel SMF
- Power dissipation <8W
- RoHS-6 compliant
- Case temperature range of 20°C to +60°C (limited temp) or 0°C to +70°C (c-temp)
- Single 3.3V power supply
- 4x100Gb/s PAM4 serial lanes
- 8x50G PAM4 retimed electrical interface.
- Parallel MPO12 APC receptacle
- I2C management interface



APPLICATIONS

- 4x100G-LR applications with FEC
- 100GbE breakout applications

Finisar[®] FTCD4543E3PxM QSFP-DD transceiver modules are designed for use in 400 Gigabit Ethernet links on up to 10km of single mode fiber. They are compliant with the QSFP-DD MSA, and portions of IEEE P802.3bs. Digital diagnostic functions are available via the I2C interface specified in Common Management Interface Specification Rev. 4.0 and Finisar Application Note AN-2189. The transceiver is RoHS-6 compliant per Directive 2011/65/EU4 and Finisar Application Note AN-2038⁵.

PRODUCT SELECTION

FTCD4543E3PxM (Application select 1 set to 4x100G mode, Application select 2 set to 400G mode) **FTCD4543E3PCM-4A** (Application select 1 set to 400G mode, Application select 2 set to 4x100G mode)

| E: | Ethernet protocol |
|---------|---|
| P: | Pull-tab type release |
| C or L: | Commercial or Limited temperature range |
| M: | MPO12 APC receptacle |



*See Section XI for more on choosing the appropriate mode for application Select 1

I. Pin Descriptions

Bottom side viewed from bottom



Top side viewed from top

Figure 1 – QSFP-DD -compliant 76-pin connector (per QSFP-DD MSA)

| Pad | Logic | Symbol | Description | Plug | Notes |
|----------|----------------|--|---|-----------------------|----------|
| | | | | Sequence ⁴ | |
| 1 | | GND | Ground | 1B | 1 |
| 2 | CML-I | Tx2n | Transmitter Inverted Data Input | 3B | |
| 3 | CML-I | Tx2p | Transmitter Non-Inverted Data Input | 3B | |
| 4 | | GND | Ground | 18 | 1 |
| 5 | CML-I | Tx4n | Transmitter Inverted Data Input | 3B | |
| 6 | CML-I | Tx4p | Transmitter Non-Inverted Data Input | 3B | |
| 7 | | GND | Ground | 1B | 1 |
| 8 | LVTTL-I | ModSelL | Module Select | 3B | |
| 9 | LVTTL-I | ResetL | Module Reset | 3B | |
| 10 | | VecRx | +3.3V Power Supply Receiver | 2B | 2 |
| 11 | LVCMOS- I/O | SCL | 2-wire serial interface clock | 3B | |
| 12 | LVCMOS- I/O | SDA | 2-wire serial interface data | 3B | |
| 13 | | GND | Ground | 1B | 1 |
| 14 | CML-O | Rx3p | Receiver Non-Inverted Data Output | 38 | |
| 15 | CML-O | Rx3n | Receiver Inverted Data Output | 3B | |
| 16 | | GND | Ground | 18 | 1 |
| 17 | CML-0 | Rxlp | Receiver Non-Inverted Data Output | 3B | - |
| 18 | CML-0 | Rxin | Receiver Inverted Data Output | 38 | |
| 19 | | GND | Ground | 18 | 1 |
| 20 | <u> </u> | GND | Ground | 18 | 1 |
| 21 | CML-0 | Rx2n | Receiver Inverted Data Output | 38 | - |
| 22 | CML-0 | Rx2p | Receiver Non-Inverted Data Output | 38 | <u> </u> |
| 23 | 0.112 0 | GND | Ground | 18 | 1 |
| 24 | CML-0 | Rx4n | Receiver Inverted Data Output | 38 | - |
| 25 | CML-0 | Rx4p | Receiver Non-Inverted Data Output | 38 | |
| 26 | 0.00-0 | GND | Ground | 13 | 1 |
| 27 | LVTTL-0 | | Module Present | 38 | - |
| 28 | LVIIL-0 | IntL | | 38 | <u> </u> |
| 29 | PALIP-0 | VecTx | Interrupt | 28 | |
| 30 | | Veelx | +3.3V Power supply transmitter | 28 | 2 |
| 31 | LVTTL-I | InitMode | +3.3V Power supply | 2B 3B | 2 |
| 31 | LVIIL-I | Inithode | Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE | 35 | |
| 32 | <u> </u> | GND | Ground | 18 | 1 |
| 33 | CML-I | Tx3p | Transmitter Non-Inverted Data Input | 38 | - |
| 34 | CML-I | Tx3p Transmitter Non-Inverted Data Input Tx3n Transmitter Inverted Data Input | | 38 | <u> </u> |
| 35 | VIII 4 | GND Ground | | 18 | 1 |
| 36 | CML-I | | | 38 | - |
| 37 | CML-I | Txin | Transmitter Inverted Data Input | 38 | |
| 38 | 0110-1 | GND | Ground | 18 | 1 |
| | L | | | | - |
| 39 | | GND | Ground | 18 | 1 |
| 10 | CML-I | Tx6n | Transmitter Inverted Data Input | 3A | |
| 11 | CML-I | Tx6p | Transmitter Non-Inverted Data Input | 3A | |
| 12 | | GND | Ground | 1A | 1 |
| 13 | CML-I | Tx8n | Transmitter Inverted Data Input | 3A | |
| 14 | CML-I | Tx8p | Transmitter Non-Inverted Data Input | 3A | |
| 45 | | GND | Ground | 1A | 1 |
| 16 | | Reserved | For future use | 3A | 3 |
| 17 | | VS1 | Module Vendor Specific 1 | 3A | 3 |
| 18 | | VccRx1 | 3.3V Power Supply | 2 A | 2 |
| 19 | | VS2 | Module Vendor Specific 2 | 3A | 3 |
| 50 | | VS3 | Module Vendor Specific 3 | 3A | 3 |
| 51 | | GND | Ground | 1A | 1 |
| 52 | CML-0 | Rx7p | Receiver Non-Inverted Data Output | 3A | - |
| _ | CML-0 | Rx7n | Receiver Inverted Data Output | 3A | |
| 5 X I | | | | | - |
| 53 54 | | GND | Ground | 1A | 1 |

| | | | | | 1 1 | | |
|---|------------|-------------|---|-------------|---------|--|--|
| 56 | CML-0 | Rx5n | Receiver Inverted Data Output | 3A | - | | |
| 57 | | GND | Ground | 1A | 1 | | |
| 58 | | GND | Ground | 1A | 1 | | |
| 59 | CML-0 | Rx6n | Receiver Inverted Data Output | 3A | | | |
| 60 | CML-0 | Rx6p | Receiver Non-Inverted Data Output | 3A | | | |
| 61 | | GND | round 1A 1 eceiver Inverted Data Output 3A | | | | |
| 62 | CML-0 | Rx8n | Receiver Inverted Data Output 3A | | | | |
| 63 | CML-O | Rx8p | Receiver Non-Inverted Data Output 3A | | | | |
| 64 | | GND | Ground | 1A | 1 | | |
| 65 | | NC | No Connect | 3A | 3 | | |
| 66 | | Reserved | For future use | 3A | 3 | | |
| 67 | | VccTxl | 3.3V Power Supply | 2A | 2 | | |
| 68 | | Vcc2 | 3.3V Power Supply | 2A | 2 | | |
| 69 | | Reserved | For Future Use | 3A | 3 | | |
| 70 | | GND | Ground | 1A | 1 | | |
| 71 | CML-I | Tx7p | Transmitter Non-Inverted Data Input | 3A | | | |
| 72 | CML-I | Tx7n | Transmitter Inverted Data Input 3A | | | | |
| 73 | | GND | Ground 1A | | | | |
| 74 | CML-I | Tx5p | Ground 1A 1 Transmitter Non-Inverted Data Input 3A | | | | |
| 75 | CML-I | Tx5n | Transmitter Inverted Data Input | 3A | | | |
| 76 | | GND | Ground | 1A | 1 | | |
| | _ | | mmon ground (GND)for all signals and suppl | | | | |
| | | | DD module and all module voltages are refe | | | | |
| pote | ntial unl | ess otherw | vise noted. Connect these directly to the h | ost board s | ignal- | | |
| comm | on ground | l plane. | | | | | |
| Note | 2: VecRx | , VecRx1, | Vccl, Vcc2, VccTx and VccTxl shall be appl | ied concurn | ently. | | |
| Requ | irements | defined fo | or the host side of the Host Card Edge Conn | ector are l | isted | | |
| | | | Rx1, Vcc1, Vcc2, VccTx and VccTx1 may be i | | | | |
| conn | ected wit | hin the mo | dule in any combination. The connector Vcc | pins are e | each | | |
| | | | rent of 1000 mA. | | | | |
| Note | 3: All V | Vendor Spec | ific, Reserved and No Connect pins may be | terminated | with 50 | | |
| | | | ost. Pad 65 (No Connect) shall be left un | | | | |
| the module. Vendor specific and Reserved pads shall have an impedance to GND that | | | | | | | |
| | | | us and less than 100 pF. | | | | |
| Note | 4: Plug | Sequence s | pecifies the mating sequence of the host c | onnector ar | nd | | |
| modu | le. The s | equence is | : 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for | pad locati | ons) | | |
| | | | . make, then break contact with additional | | | | |
| Sequ | ence 1A, | 1B will th | en occur simultaneously, followed by 2A, 2 | B, followed | i by | | |
| 3A,3 | в. | | | | | | |
| 5A, 5 | - . | | | | | | |

II. Absolute Maximum Ratings

Module performance is not guaranteed beyond the operating range (see Section VI). Exceeding the limits below may damage the transceiver module permanently.

| Parameter | Symbol | Min | Тур | Max | Unit | Ref. |
|-------------------------------------|-------------------|------|-----|-----|------|---------|
| Maximum Supply Voltage | Vcc | -0.5 | | 4.0 | V | |
| Storage Temperature | Ts | -40 | | +85 | °C | |
| Case Operating Temperature | TOP | 0 | | +70 | °C | c-temp |
| | | | | | | |
| | | 20 | | +60 | | limited |
| | | | | | | temp |
| Relative Humidity | RH | 15 | | 85 | % | 1 |
| Receiver Damage Threshold, per Lane | P _{Rdmg} | 5 | | | dBm | |

Notes:

1. Non-condensing.

| Parameter | Symbol | Min | Тур | Max | Unit | Ref. |
|---|-------------|-----------------------------------|---------------------------|-------|------|------|
| Supply Voltage | Vcc | 3.135 | 3.3 | 3.465 | V | |
| Supply Current | Icc | | | 3.83 | Α | |
| Module total power | Р | | | 8 | W | |
| Transmitter | | | | | | |
| Signaling rate per lane | | 26.5 | 625±100 p | pm. | Gbd | |
| Differential data input voltage per lane | Vin,pp,diff | 900 | | | mV | 2 |
| Differential input return loss | | | quation (83 EEE802.3br | | dB | |
| Differential to common mode input return loss | | | quation (83 EEE802.3br | | dB | |
| Differential termination mismatch | | | | 10 | % | |
| Module stress input test | | | er 120E.3.4 EEE802.3b | | | 3 |
| Single-ended voltage tolerance range | | -0.4 | | 3.3 | V | |
| DC common mode voltage | | -350 | | 2850 | mV | 4 |
| Receiver | | | | | | |
| Signaling rate per lane | | 26.5 | 625±100 p | pm. | Gbd | |
| AC common-mode output voltage (RMS) | | | | 17.5 | mV | |
| Differential output voltage | | | | 900 | mV | |
| Near-end ESMW (Eye symmetry mask width) | | 0.265 | | | UI | |
| Near-end Eye height, differential (min) | | 70 | | | mV | |
| Far-end ESMW (Eye symmetry mask width) | | 0.2 | | | UI | |
| Far-end Eye height, differential (min) | | 30 | | | mV | |
| Far-end pre-cursor ISI ratio | | -4.5 | | 2.5 | dB | |
| Differential output return loss | | Per equation 83E-2 IEEE802.3bm | | | | |
| Common to differential mode | | | equation 83 | | | |
| conversion return loss | | II | EEE802.3br | n | | |
| Differential termination mismatch | | | | 10 | % | |
| Transition time (min, 20% to 80%) | | 9.5 | | | ps | |
| DC common mode voltage (min) | | -350 | | 2850 | mV | 4 |

III. Electrical Characteristics (EOL, $T_{OP} = 0$ to +70 °C, $V_{CC} = 3.135$ to 3.465 Volts)

Notes:

1. Maximum total power value is specified across the full temperature and voltage range.

2. With the exception to 120E.3.1.2 that the pattern is PRBS31Q or scrambled idle.

3. Meets specified BER

4. DC common mode voltage generated by the host. Specification includes effects of ground offset voltage.

| Parameter | Symbol | Min | Тур | Max | Unit | Ref. |
|---|--------|---------------------|-----------------|------|-------|------|
| Transmitter | | | | | | |
| Signaling rate (each lane (range) | | 5 | 3.125 ± 100 | ppm | GBd | |
| Modulation format | | | PAM4 | | | |
| Lane wavelength (range) | | | 1304.5 to 131 | 7.5 | nm | |
| Side-mode suppression ratio (SMSR) | | 30 | | | dB | |
| Average launch power, each lane | | | | 4.8 | dBm | |
| Average launch power, each lane | | -1.9 | | | dBm | 1 |
| Outer Optical Modulation Amplitude (OMAouter), each lane | | | | 5 | dBm | |
| Outer Optical Modulation Amplitude For TDECQ < 1.4dB | | 1.1 | | | dBm | |
| Outer Optical Modulation Amplitude OMAouter (min) For $1.4dB \le TDECQ \le 3.4dB$ | | -0.3 + TDEC Q | | | dBm | |
| TDECQ – TECQ (max) | | | | 2.5 | dB | |
| Transmitter over/under-shoot | | | | 22 | % | |
| Transmitter power excursion (max) | | | | 2.8 | dBm | |
| Transmitter and dispersion eye closure for PAM4 (TDECQ), each lane | | | | 3.4 | dB | |
| Average launch power of OFF transmitter, each lane | | | | -15 | dBm | |
| Extinction ratio | | 3.5 | | | dB | |
| Transmitter transition time | | | | 17 | ps | |
| RIN _{15.6} OMA | | | | -136 | dB/Hz | |
| Optical return loss tolerance | | | | 15.6 | dB | |
| Transmitter reflectance | | | | -26 | dB | 2 |

IV. Optical Characteristics (EOL, T_{OP} = 0 to +70 °C, V_{CC} = 3.135 to 3.465 Volts)

Notes:

1. Average launch power, each lane (min) is informative and not the principal indicator of signal strength. A transmitter with launch power below this value cannot be compliant; however, a value above this does not ensure compliance.

2. Transmitter reflectance is defined looking into the transmitter

| Symbol | Min | Тур | Max | Unit | Ref. |
|----------|------|-----------------|--|---|---|
| | | | | | |
| | 5 | 3.125 ± 100 | ppm | GBd | |
| | | PAM4 | | | |
| | | 1304.5 to 131 | 7.5 | nm | |
| | | 5.8 | | dBm | 1 |
| | -8.2 | | 4.8 | dBm | 2 |
| | | | 5 | dBm | |
| | | | -26 | dB | |
| | | | -6.1 | dBm | |
| | | | -0.1 | | |
| | | | -7.5 | dBm | |
| | | | +TECQ | | |
| | | | -4.1 | dBm | 3 |
| | | | -4.1 | | |
| ty test: | r | | | | |
| | | | | | |
| | | 3.4 | | dB | 4 |
| | | -8.2 | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | 53.125 ± 100 ppm GBd PAM4 1304.5 to 1317.5 nm 1304.5 to 1317.5 nm 5.8 -8.2 4.8 dBm -8.2 4.8 dBm -26 dB -6.1 dBm -7.5 dBm -4.1 dBm |

Notes:

1. The receiver shall be able to tolerate, without damage, continuous exposure to an optical input signal having this average power level.

- Average receive power, each lane (min) is informative and not the principal indicator of signal strength. A
 received power below this value cannot be compliant; however, a value above this does not ensure
 compliance.
- 3. Measured with conformance test signal at TP3 (see 124.8.9) for the BER specified in 124.1.1.
- 4. These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

V. General Specifications

| Parameter | Symbol | Min | Тур | Max | Units | Ref. |
|-------------------------------------|--------|-----|-----|--------|-------|------|
| Bit Rate (all wavelengths combined) | BR | | | 425 | Gb/s | |
| Bit Error Ratio | BER | | | 2.4E-4 | | 1 |
| Maximum Supported Distances | | | | | | |
| Fiber Type | | | | | | |
| SMF per G.652 | Lmax1 | | | 10,000 | m | |

Notes:

1. As defined by IEEE P802.3bs.

VI. Environmental Specifications

Finisar FTCD45433E3PxM 4x100G-LR QSFP-DD transceivers have an operating case temperature range of 0° C to $+70^{\circ}$ C.

| Parameter | Symbol | Min | Тур | Max | Units | Ref. |
|----------------------------|------------------|-----|-----|-----|-------|------|
| Case Operating Temperature | T_{op} | 0 | | +70 | °C | |
| Storage Temperature | T _{sto} | -40 | | +85 | °C | |

VII. Regulatory Compliance

Finisar FTCD4543E3PxM 4x100G-LR QSFP-DD transceivers are Class 1 Laser Products. They are certified per the following standards:

| Feature | Agency | Standard |
|----------------------|----------|---|
| Laser Eye Safety | FDA/CDRH | CDRH 21 CFR 1040 and Laser Notice 50 |
| Laser Eye Safety | TÜV | EN 60825-1: 2007 IEC 60825-2: 2004+A1+A2 |
| Electrical Safety | TÜV | EN 60950 |
| Electrical | UL/CSA | CLASS 3862.07 |
| Safety | | CLASS 3862.87 |

Copies of the referenced certificates are available at Finisar Corporation upon request.

CAUTION: Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

VIII. Digital Diagnostics Functions

FTCD4543E3PCM 4x100G-LR QSFP-DD transceivers support the I2C-based diagnostics interface specified by the specified in Common Management Interface Specification Rev. 4.0. See also Finisar Application Note AN-2189.

IX. Memory Contents

Per QSFP-DD MSA Specification¹. See Finisar Application Note AN-2189.

X. Mechanical Specifications

Finisar FTCD4543E3PxM 4x100G-LR QSFP-DD transceivers are compatible with the QSFP-DD Type 2 Specification for pluggable form factor modules.



Figure 2. FTCD4543E3PxM Mechanical Dimensions.



Figure 3. Outside view of MPO12 APC



Figure 4. Product Label

XI. Note on Application Select 1

Per the Common Management Interface Specification (CMIS) revision 4.0/5.x, the transceiver has functional modes that are advertised in the Application Select (AppSel) section of the EEPROM. The user can choose between modes that are advertised here through the host I2C interface. On power-up or software reset, the default mode will be the one defined in **AppSel 1**. This optical transceiver can have AppSel 1 defined as 4x100G mode (part number FTCD45x3E3PxM) or 400G mode (part number FTCD45x3E3PxM). **The choice between these two modes for AppSel 1 is important** as some host switching/routing equipment that are common in the networking industry may expect 400G mode instead of 4x100G mode as the default (or vice versa). If the host does not recognize the default mode of the transceiver, it may fail to properly initialize the transceiver and not allow it to function. If the wrong transceiver based on AppSel 1 is purchased, it would take a change on the transceiver by Coherent to redefine AppSel 1/AppSel 2 to reverse 4x100G and 400G modes. As such, it is advisable to check prior to ordering with the manufacturer of the host equipment to identify the mode that it expects to see on plug-in of a QSFP-DD 400G-DR4 transceiver.

To contact a Coherent representative for more information, <u>click here</u> to go to the product page on the Coherent web site and submit a Product Inquiry (tab on the bottom of the page).

XII. References

- 1. QSFP-DD Specification for QSFP Double Density 8X Pluggable Transceiver
- 2. Directive 2011/65/EU of the European Parliament and of the Council, "on the restriction of the use of certain hazardous substances in electrical and electronic equipment," July 1, 2011.
- 3. "Application Note AN-2038: Finisar Implementation Of RoHS Compliant Transceivers", Finisar Corporation, January 21, 2005.
- 4. IEEE 802.3bs, 400GAUI-8 Interface.
- 5. AN-2189, "AN-2189 400G DR4 QSFP-DD EEPROM Map REV A1"
- 6. CMIS4.0 and 5.0

XIII. For More Information

Coherent Corp. 375 Saxonburg Boulevard Saxonburg, PA 16056 <u>sales@coherent.com</u> <u>www.coherent.com</u>